Abstract: This study presents a new design and implementation of a three-phase hybrid multilevel inverter (MLI) using space vector modulation. The proposed MLI consists of a reduced number of dc sources and switches to minimise the control complexity. The developed topology consists of two stages: main stage and auxiliary stage. The main stage is a conventional three-phase inverter with one high-voltage input dc source and six switches. The auxiliary stages contain three individual cells. Each cell consists of two switches and one low-voltage input dc source. This topology is a modular type and without changing the previous connection it can be extended for more number of output voltage levels by adding certain number of auxiliary stages. A space vector modulation control technique has been utilised in order to generate different switching sequences. The special feature of the proposed system is its capability to maximise the number of voltage levels using a reduced number of isolated dc voltage sources and electronic switches. A prototype has been developed and tested for various modulation indexes to verify the control technique and performance of the topology. Experimental results validate the simulation results and the experimental results show a good similarity with the simulation results.
Introduction
Neutral point clamped (NPC) topology was the first multilevel inverter (MLI) design proposed by Nabae et al. [1] . The MLI topologies can be categorised in three basic groups; NPC, the flying capacitor and the cascaded H-bridge (CHB) multilevel inverter [2] [3] [4] . The CHB MLI consists of a number of series connected H-bridge units. Each unit consists of four switches and one dc voltage source. The MLI output voltage is synthesised by combination of all the H-bridge unit input dc voltages [5, 6] . Each H-bridge unit can be used with lower-voltage rating components. This topology has modular characteristic, since all the units are similar and their control strategies are same. It is easy to replace a faulty unit. It is also possible to bypass the faulty module by applying an efficient control technique, even without discontinuing the load [7] . The CHB topology can be divided into two groups: (i) symmetric structure and (ii) asymmetric structure. In case of symmetric structures, the magnitudes of all the dc supplies are same and magnitude of the dc input supplies are unequal in asymmetric cases. If there are k-numbers of H-bridge units per phase arm, then the number of levels in the output line voltage should be 2k + 1. Each unit consists of four switches and one isolated input dc supply. The isolated dc supply can be obtained by single-phase or three-phase diode-based rectifier arrangement [8, 9] . Transformers are used to ensure proper electrical isolation. Nowadays, high-frequency link (HFL) transformer modules have been used for efficient design [9, 10] . Sometimes for high-power applications, the conventional diode rectifier-based dc-dc converters become bulky, but HFL dc-dc converter becomes compact as the size of the transformer becomes smaller [11] . This HFL also is suitable for regenerative applications. Hybridisation is performed using similar and dissimilar circuit configurations in MLI. This hybridisation can be done in several ways depending on the designer's will. It increases the number of voltage levels and enhance performance by minimising the number of system components. Actually, the ultimate goal of the researches is to obtain the maximum number of voltage levels using a minimum number of input dc sources and switches [12, 13] . Therefore the definition of the level number per switch (LSR) has been emerged recently to figure out the trade-off between increasing MLI levels and decreasing its power electronic device count.
A couple of techniques have been developed previously in order to increase the LSR. Each technique has some advantages and disadvantages with respect to the control technique and topology. Some systems use conventional three-phase and three-level inverter [14] . Conventional selective harmonic elimination control and space vector pulse width modulation (SVPWM) technique have been applied in order to work as an induction motor drive. These systems are suitable for only limited power requirement because of the severe harmonic component injection. Dual three-phase three-level inverters are being used in some other systems [15] [16] [17] [18] [19] . Some systems utilise one open end of the induction motor to validate a second emergency path for the power flow [17, 18] . These systems are more robust. In case of any inverter failure, the second one is capable enough to serve the total operation. These systems allow low-harmonic contents towards the load and eligible for high-power demand. Five-level output voltage waveforms can be generated; those do not meet the requirements of high-performance induction motor (IM). In other words, five-level voltage waveforms are not improved enough compare with the three-level waveforms. In addition, a low value of LSR is obtained [15] [16] [17] [18] [19] .
The other MLI topologies use cascaded system and show better performance [20] [21] [22] . To obtain better performance, some systems [22] utilise four cells in each phase arm having 48 switches to produce 81-levels in line voltages. However, the overall system complexity increases because of using high number of switches. Here, LSR is equal to 81/48, which is very high in comparison with some other proposed systems [15] [16] [17] [18] [19] [20] [21] [22] . The higher the value of LSR indicates certainly a better system.
The main aim of this paper is to overcome some selective prime difficulties of MLI. Those are: the necessity of large number of isolated dc supply and semiconductor switches, high switching frequency, high switching loss at the high-voltage stage. The overall cost is lower because of the reduced number of dc supply and system components of the suggested topology. The switching complexity has been minimised by reducing the number of switches. The high-voltage stage minimises the switching loss while avoiding high switching frequency. The inverter circuit, its switching variables and the operational principle of the proposed MLI have been introduced in Section 2. The space vector control strategy has been described in Section 3. In Section 4, simulation results and discussion have been presented. Experimental results have been presented in Section 5. Finally, Section 6 summarises the proposed system concepts.
2 Operational principle of the proposed multilevel inverter model Fig. 1 shows the generalised three-phase configuration of the proposed hybrid multilevel inverter topology for (2k + 1)th level in the line voltage. This inverter topology consists of one main stage, (k−1) units of auxiliary stages, '6k' switches and '3(k−1) + 1' isolated dc voltage sources. All the auxiliary stages are connected in series with the main stage. The main stage is a conventional three-phase six switch inverter. Each auxiliary cell consists of two switches and one dc input voltage. The basic auxiliary cell of the proposed inverter contains two switches (S 1 and S 2 ). S 1 and S 2 always operate in a complementary mode. By using input dc supply in each auxiliary cell, two output voltage level can be obtained. Therefore each of the auxiliary cells gives either V o = 0 (when switch S 2 is ON) or V o = V dc (when S 1 is ON). To avoid short-circuit condition, the switches S 1 and S 2 never be switched on at a time.
If each phase arm consists of 'k−1' number of auxiliary cells and one main cell, then the dc source voltages of any phase arm can be expressed by a geometric series form. The series can be written as follows. The line-to-line voltages can be calculated from the inverter pole voltages v aN , v bN and v cN as follows
Therefore the phase voltages (v an , v bn , v cn ) of a Y-connected balanced three-phase load are related to the inverter pole voltages by (2) Using Park's transformation, the voltage vector of any inverter state can be defined by (3)
The 
Space vector modulation for the proposed MLI topology
Generally, every switching state creates specific three-phase voltages (v aN , v bN , v cN ) with respect to the neutral of the dc bus voltage, which can be defined by (4)
where
] and switching states of inverter line-to-line voltages (v ab , v bc , v ca ) can be calculated by (5)
Equation (5) can be expressed in matrix form as follows
The vector form of the line-to-line reference voltage vector in steady state can be stated by (7) (6) and (7) in d-q stationary plane are represented by the following transformations
Using the definition of the vector normalisation, the length of the reference vector V *
REF is given by (10)
In addition, using the same definition, the length of the largest voltage space vector of V l−l(k ab , k bc , k ca ) is given by (11)
For simplicity, the 19-switching vectors of a three-level inverter have been shown in Fig. 2 and the position of the equivalent phase switches have been defined in (8) . The maximum length of the reference vector can be obtained from the radius of the largest circle, which inscribes in the outermost hexagon as shown in Fig. 2 . The maximum length of the reference vector is given by (12)
In Fig. 2 , the length of the largest space vector V l−l(k ab , k bc , k ca ) max represents the limit of the linear modulation index (M a ), which is equal to 2 2 √ V dc . The largest reference voltage vector V REFmax has been represented by a circle, which touches the outer hexagon. The length of |V REF | max is equal to 2 2 √ V dc cos(p/6). The modulation index (M a ) is defined by the ratio of the reference voltage length to the largest space vector length
The circle, which has been represented by the largest reference voltage vector (V REFmax ), which also represents the limit of the linear operation. Here, the modulation index (M a ) can be written as, M a = cos(π/6) = 0.866.
Determination of switching times of inverter switches
The reference voltage vector V * REF has been defined by the control algorithm in (9) ; is sampled at the rate of switching frequency f s . The sampling time interval, T s = 1/f s . The sampling time interval extends over three subcycles t 1 , t 2 and t 3 . V * REF is an arbitrary complex quantity and it cannot be generated by the inverter. Therefore it is approximated by the voltage space vectors V * l−l(k ab ,k bc ,k ca ) . This has been given by (8) , where during each modulation subcycle a switching sequence is generated. Consequently, the inverter pole voltages v an , v bn and v cn can be evaluated as well as switches states. To normalise the reference voltage vector and locate its sector to genearte switching pulses of the proposed hybrid MLI are described below [22] [23] [24] .
Step 1: normalisation of the reference line-to-line space vector voltage is as follows
Normalisation depends on the number of voltage levels 'l' and the value of the dc bus voltage 'V dc '. For seven-level inverter, l = 7.
Step 2 Step 3: calculating the three vectors v n1 , v n2 and v n3 of the triangle where the vector V n is located, calculating the nearest three switching states k ab , k bc and k ca and their corresponding switching times t 1 , t 2 and t 3 are in the next step.
Step 4: by inserting switching states k ab , k bc and k ca in (4), switches states k a , k b and k c of v an , v bn and v cn can be evaluted as follows by (14) 1
It should be noted that (14) contains three unknowns k a , k b and k c . Solution of this set of equations is not unique. One method is to reduce the number of unknowns from three to two. It is done by assuming an appropriate solution for one of the three unknowns. We assume k s is the solution of k c and substituting it into (14) , the other two variables k a and k b becomes 
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To ensure that k a , k b and k c are not located outside their boundary limits [0, 1, 2, 3, …, (2 k −1)], a better choice for k s can be derived from (14) as follows
To satisfy the above (15) and (16), the condition has been chosen in order to obtain a proper k s and it can be written as follows
Obtaining a proper value of k s , the values of k a , k b and k c can be caculated using (15) . [25, 26] . Therefore the proposed MLI should be acceptable for modulation index beyond 0.5 for this specific worst case of load test.
Only the auxiliary stage input dc supplies contribute to the output voltage, when the modulation index is ≤0.35. In such case, the behaviour of the proposed hybrid MLI is similar to the conventional three-phase three-level inverter and the line voltages contain three levels (−V dc , 0, V dc ). On the other hand, the main stage input dc voltage also contributes to the output as well, if the modulation index becomes larger than 0.35. Moreover, the magnitude and the number of levels in the output voltages also increase during modulation index is greater than 0.35.
During modulation index of 0.7, the pole voltages (v aN , v bN , v cN ) show four levels of (0, V dc , 2V dc ), whereas the line-to-line voltages (v ab , v bc , v ca ) contain seven levels (−2V dc , −V dc, 0, V dc , 2V dc ). The proposed hybrid MLI pole voltages (v aN , v bN , v cN ) show four levels of (0, V dc , 2V dc , 3V dc ), whereas the line-to-line voltages (v ab , v bc , v ca ) contain seven levels (−3V dc , −2V dc , −V dc, 0, V dc , 2V dc , 3V dc ) during modulation index of 0.8. 
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A 100 W prototype for the proposed system is developed in the laboratory to validate the proposed MLI topology using SVM control scheme. The experimental work is done using an open-loop controller using constant input dc bus voltages. A digital signal processor (DSP) TMS320F2812 is utilised to generate switching pulses. Fig. 6 shows the functional block diagram of the experimental setup and main steps of generating switching pulses, whatever explained in Section 3. Same system parameters are used for both simulation and experimental models in order to compare simulation and experimental results. A balanced Y-connected three-phase load, that consists of 24 Ω and 5 mH in each phase and V dc = 40 V is used.
Figs. 7-9 show experimental results of the proposed MLI for modulation indexes of M a = 0.3, 0.7 and 0.8, respectively. Each figure contains the switching pulses of the main and auxiliary stages, pole voltages (v aN , v bN , v cN ) , line-to-line voltages (v ab , v bc , v ca ), line current (i an ) and line current harmonic spectra, respectively.
As mentioned earlier, only the auxiliary stage works and Fig. 7b shows two levels (0, V dc ) in the generated pole voltages as well as Fig. 7c shows three levels (0, −V dc , V dc ) in the line-to-line voltages during modulation index is less than or equal to 0.35. The main stage input dc supply has no contribution on the output voltages, which is also indicated by the switching pulses. However, both the main and auxiliary stages contribute on the output voltages when the modulation indexes is >0.35. Fig. 8b shows three levels (0, V dc , 2V dc ) in the pole voltages and Fig. 8c shows five levels (0, −V dc , −2V dc , V dc , 2V dc ) in the output line-to-line voltages during modulation index of 0.7. Similarly, when modulation index is increased to 0.8, the generated pole voltages in Fig. 9b show four levels (0, V dc , 2V dc , 3V dc ) and line-to-line voltages in Fig. 9c show seven levels (0, −V dc , −2V dc , −3V dc , V dc , 2V dc , 3V dc ). The magnitude of the output voltage can be controlled by changing the modulation indexes. When higher voltage is required, the modulation index should increase beyond 0.35. Both the main stage and auxiliary stages contribute to the output voltage and load power.
Figs. 10a and b show the simulation and the experimental results of the input dc supply currents during MI = 0.8, respectively. It should be noticed that the average input supply current is always directed from the dc source to the load. Therefore the average power is always delivered to the load. Therefore the proposed topology can be used for module integrated (ac modules) configuration of the renewable energy systems [27] . Another vital issue for inverters is the ratings of the semiconductor switches, since the current and voltage ratings of switches are responsible for the cost and efficiency. As the inverter main and auxiliary stages are connected in series, therefore the maximum current rating of any switch is equal to the load peak current. Moreover, the blocking voltage of any switch is equal to the input dc voltage of its stage circuit. Hence, the maximum blocking voltage is the main stage input voltage and which is equal to 2 (k−1) V dc . The simulation and experimental results are very similar to each other, according to the number of voltage levels, voltage amplitude, voltage waveforms and output frequency. As the modulation indexes increase, the main stage switching frequency decreases and it reduces switching losses. This behaviour indicates that the system efficiency increases at higher modulation index. Tables 1 and 2 compare the suggested system with respect to other designs and control methods [28] [29] [30] [31] for the same number of levels and the same number of switches, respectively. The comparison involves the number of switching devices, output voltage levels and THD. The proposed topology has the highest LSR and better THD performance during 0.8 ≤ M ≤ 0.9, in comparison with all the other designs, except the reversed voltage (RV) MLI topology in [31] , since it requires only three isolated dc sources. However, that shows the number of levels in phase-to-neutral voltage is '4'. Here, the value of LSR is lower, since RV topology requires an additional three full bridge inverter with total 12 switches. These indicate that RV MLI topology requires of extra system components.
Conclusion
A new hybrid multilevel inverter topology using an SVM control scheme is presented. The proposed MLI has various advantages in compare with existing MLI topologies. A Table 1 Comparison between the proposed hybrid MLI topology and two other systems for nearly the same number of levels Proposed hybrid cascaded MLI topology using SVM Cascaded H-bridge symmetrical optimised SVPWM control [27] Cascaded MLI using power cells, PWM phase-shifted multicarrier modulation technique [29] number of switching devices (three-phase) 18 36 48 phase-to-neutral voltage levels Table 2 Comparison between the proposed hybrid MLI topology and two other systems for the same number of switches Proposed hybrid cascaded MLI topology using SVM Hybrid multilevel topology, RV [30] Hybrid three-level NPC arm plus half bridge dc shifter, selective harmonic elimination [28] number of switching devices (three-phase) www.ietdl.org lower number of power electronics components are required. That indicates a lower-system complexity, more reliability, lower cost and higher efficiency. The proposed topology can be extended to higher stages without changing the previous circuit configuration since it has modular characteristic. An SVM scheme has been applied for wide range of modulation indexes to control the proposed MLI. Mathematical and theoretical analyses are presented along with selected simulation results to support the theoretical considerations. The proposed system simulation model and its control algorithm are developed using MATLAB/ SIMULINK to validate the proposed hybrid MLI topology. Experimental results show the verification of the simulated results. It is found that the experimental results have a good similarity with the simulation results.
